

FIG. 1




## FIG. 2

SIMULATION TAKES PLACE AND OF ALL PATHS GREATER THAN A TARGET VALUE OF 3,000 ps IN TERMS OF DELAY TIME, ONLY THE PATH HAVING THE MAXIMUM DELAY TIME IS EXTRACTED.



OF ALL PATHS GREATER THAN THE TARGET VALUE IN TERMS OF DELAY TIME, ONLY THE PATH HAVING THE NEXT LONGEST DELAY TIME IS EXTRACTED AND THEN REPLACED WITH AN ULTRA-LOW Vth CELL SIMILARLY TO THE ABOVE.







FIG. 5






FIG. 7




FIG. 8




FIG. 9





FIG. 10






FIG. 11

FIG. 12




FIG. 13




FIG. 14




FIG. 15A







FIG. 15B







MPD1/MPD2 MPD3/MPD4

FIG. 17

FIG. 18

